


BA50 BLOCK DIAGRAM



LED **Switch**

POWER

CPU VCORE	PAGE 80
SYSTEM, +3V, +5V	PAGE 81
+VCCP & +VCCP_VT	PAGE 82
DDR & VTT	PAGE 83
2.5V & 1.5VS & 1.1VS	PAGE 84
SMART CHARGER	PAGE 85
POWER DETECT	PAGE 90
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92


Power Rails

Sleep State	RTC	VA	VSUS	V	VS
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4	ON	ON	ON	OFF	OFF
S5/ AC	ON	ON	ON	OFF	OFF
S5/ DC	ON	ON	OFF	OFF	OFF


BOM optional	Remark
N/A	For 上件
/ABCT	For ABCT, 上件
/niAMT	For no iAMT, 上件
/HOME	For 上件(EMI)
/HR	For Huron River, 上件
share_rom	上件
non_share	不上件
/usb30	不上件
/USB20	上件
Gsensor	不上件
/HDMI	For HDMI用,上件
/TP1_BT	For power control, 不上件
/TP1_CR	For power control, 不上件
/TP1_CAMERA	For power control, 不上件
/TP1_WLAN	For power control, 不上件
/TP1_AUD	For power control, 不上件
/Zero_ODD	ODD ZERO POWER, 上件
/non_Zero_ODD	ODD ZERO POWER, 不上件
@	For 不上件
/BT270	不上件
Express	不上件
/SATA+	For Sata Repeater, SR先上件
PCH_SATA	For NO Sata Repeater, SR不上件
/USBSLP	不上件
/non_USBSLP	上件
/THERM	For Palm Rest溫度, 不上件
/UMA	依key part list而決定
/DGPU	依key part list而決定

PEGATRON		Title : System Setting
PEGATRON COMPUTER INC		Engineer: Wing_Cheng
Size A	Project Name BA52HR/CR	Rev 1.0
Date: Friday, May 18, 2012		Sheet 2 of 94


+VCCP 4,6,7,25,26,27,47,63,82




Select the termination voltage of DMI and FDI Tx/Rx (PCH Strap)
H_SNB_IVB# connected to DF_TVS via 1kOhm
DF_TVS needs PU via 2.2Kohm to +1.8VS




- If don't support S3 power reduction
1. Unmount R0450, R0452, U0404, R0453, Q0403, C0404, R0455, R0454, C0405
 2. Change R0449 to 200ohm from 1kohm, change R0409 to 130ohm from 0ohm - Design Guide 1.0 page 106
 3. Unmount Q0501, C0501, R0506, R0504, R0507
 4. Mount R0501, change r0508 to 0ohm from 1kohm
 5. Unmount Q0701, R0703, R0705, Q0702
 6. Mount R0702 and short JP0701
 7. Unmount R2232, R2231, Q2203




Reserve S3 power reduction schematic





R1.0 0119
Sandy Bridge:R0417 = 750 ohm (10V220000093)
Ivy Bridge:R0417 = 680 ohm (10V240000041)



+1.5V_VCCDDQ	+1.5V_VCCDDQ	7
+3VS	+3VS	16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,51,52,55,60,62,63,65,66,69,91,92
+3VSUS	+3VSUS	22,24,27,28,30,33,37,41,55,62,81,92
+VCCP	+VCCP	3,6,7,25,26,27,47,63,82
+3V	+3V	24,37,51,52,62,63,65,91





Vcc for processor core
Voltage range: 0.3 ~ 1.52V

POWER

PEG AND DDR



CORE SUPPLY

SVID

SENSE LINES

Voltage for the memory controller and
shared cache defined at the
motherboard VCCIO_SENSE and
VSS_SENSE_VCCIO

ICCMAX_VCCIO 8.5A




+VCCP 3,4,7,25,26,27,47,63,82
+VCC_CORE 63,80


- HR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 19pcs (7 nostuff)
330uF * 3pcs
- EIH31/30 (EE)
+VCCP 10uF * 19pcs (2pcs no stuff)
22uF * 10 pcs (total no stuff)
330 uF * 1pcs Power support
- CR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 19pcs (7 nostuff)
330uF * 3pcs
- Decoupling guide for Everest (EE)
+VCCP 22uF * 19pcs (7 no stuff)
330uF * 1pcs (1 no stuff)=>JE31HR/CR
power support
- HR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 16pcs
10uF * 10pcs
470uF * 4pcs
- EIH31/30
+VCCP 22uF * 14pcs(6pcs unmount)
10uF * 16pcs (4pcs unmount)
470uF * 2pcs (Power support)
- CR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 16pcs
10uF * 10pcs
470uF * 4pcs
- Decoupling guide for Everest (EE)
+VCCP 22uF * 16pcs (8 nostuff)
10uF * 10pcs (3 nostuff)
470uF * 1pcs=>JE31HR/CR power support

Frank
20110602 check pull up/pull down reserve power schematic or not.

Frank
20110516 Change VCCP_SENSE to VCCIO_SENSE
and change VSSP_SENSE to VSSIO_SENSE
for meet power schematic.

Frank
20110516 Remove R0601 and R0604, because Power is already reserved





CFG strapping information:

CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection


- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port

CFG[6:5]: PCI Express Port Bifurcation Straps

- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4

CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training




BA50H GPCIE Lane Number Reverse

Power schematic reserve 1.0V or not??

+VCCIO_SEL	
1	1.05V
0	1.00V

IVB VCCIO for Mobile and Desktop is changed from 1.0v to 1.05v, same as PPT VCCIO. (461017 WW23'11)

PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:




M3 Path:0 Ohm at Page18

Reserve S3 power reduction schematic

M3: Processor Generated SO-DIMM VREFDQ
- New Requirement


Sandy Bridge CPU Only: M1 Implementation
Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation



DIMM0_VREF_DQ_R Pull Down 1k ohm
DIMM1_VREF_DQ_R Pull Down 1k ohm
Design Guide 1.0 P.89 Figure 44 (436735)




Frank
20110516 Change VCCP_SEL to VCCIO_SEL for
meeting Power schematic defined



SOCKET989
12V013ASM000

RESERVED







KEY





CPU XDP connector

PCH XDP connector




H:9.2mm



sualaptop365.edu.vn

DDR3 Vref



If support M1 :(Sandy Bridge CPU Only)

1. Un mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Mount R1801,R1804

=>CA and DQ are the same path

If support M1 and M3 :(Sandy Bridge/Ivy Bridge CPU)


1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Un mount R1801,R1804

=> CA and DQ are separate path

Sandy Bridge CPU Only: M1 Implementation


Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation

RTC battery



Request by CSC
for CMOS clear
function

CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)










INTVRMEN: Integrated SUS 1.05V VRM Enables
Low: Enable External VRs
High: Enable Internal VRs

TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HDA_DKEN : Flash Descriptor Security Override
H = Disabled (Default)
L = Enabled
Note : Rising edge of PWROK

EMI solution



+VCC_RTC → +VCC_RTC 22.27

+3VA → +3VA 27.30,48.63,81.88,93

+3VS → +3VS 4.16,17.21,22.23,24.25,26.27,28.30,37.38,39.40,41.47,48.49,51.52,55.60,62.63,65.66,69.91,92


+3VSUS_ORG → +3VSUS_ORG 21.22,24,25,27

+VTT_PCH_VCCIO → +VTT_PCH_VCCIO 26.27


CPU:0101-01DS0PB


PCH:0200-00L90PB (HM65)

PCH:0200-00MN0PB (HM77)



0200-00HU000 C.5 907552 A1 QM VY BGA942 INTEL/COUGAR POINT PCH











USB P00	External 3.0
USB P01	External Main
USB P02	WiFi
USB P03	BT
USB P04	
USB P05	
USB P08	Camera
USB P09	External Main
USB P10	
USB P11	Express Card
USB P12	
USB P13	

Diagram illustrating the SATA controller interface connections:







- Pin 7:** SATA OOD DAF
- Pin 8:** MCP_PWR_CTRL#
- Pin 4:** DDPY_SELECT
- Pin 2:** EXTTS_SNI_DRV1_PCH





```
SB_PN11 52 Frank
SB_PP11 52 0506 USB port assign follow EVERST
```




	PCB_ID1	PCB_ID0
SR	L	L
ER	L	H
PR	H	L
MP		










The schematic diagram illustrates the power and reset circuit for the ATmega328P. It shows the following components and connections:

- Power Supply:**
 - +3V_A_EC:** Connected to R3004 (47KOhm) leading to BAT1 IN_OC#.
 - +3VS:** Connected to R3017 (10KOhm) leading to A20GATE, R3018 (10KOhm) leading to RCIN#, R3060 (10KOhm) leading to FAN0 TACH, and R3061 (10KOhm) leading to THERM_ALERT#.
 - +3V_A_EC:** Connected to R3025 (10KOhm) leading to PWR_SW_M#.
 - +3VSUS:** Connected to R3020 (10KOhm) leading to PM_PWRBTN#.
 - +5VSUS:** Connected to R3014 (47KOhm) leading to PWR_BLUE_LED#.
 - +5VA:** Connected to R3015 (47KOhm) leading to BAT_ORG_LED# and R3022 (47KOhm) leading to CHG_LED_BLUE#.
- Reset Circuit:**
 - R3004 (47KOhm):** Pull-up resistor for BAT1 IN_OC#.
 - R3006 (100KOhm) and R3007 (100KOhm):** Pull-up resistors for PM_SUSB# and PM_SUSC#.
 - R3009 (100KOhm):** Pull-up resistor for CPU_VRON.
 - R3011 (10KOhm):** Pull-up resistor for PM_RSTB#.
- Other Components:**
 - R3002A, R3002B, R3003, R3003A:** Resistors connected to TP_CLK, TP_DAT, SUSR_EG#, and SUSC_EG#.
 - R3001A, R3001B:** Resistors connected to SMB0_CLK and SMB0_DAT.
 - R3001D, R3001C:** Resistors connected to SMB1_DAT and SMB1_CLK.



The diagram also indicates that AC_IN_OC is pulled high at power and provides a default pull-up for VSUS_ON to +3VSUS.

Clod=12.5PF
place close to EC



BU2/RD3		Engineer: <u>Wing Cheng</u>	
Size C	Project Name BA52HR/CR		Rev 1.0
Date: <u>Fridav, May 18, 2012</u>		Sheet	30 of 99

non-Share ROM



sualaptop365.edu.vn










Table 2-6. LED Link Table

LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up









AR8152-BL1A(SWR mode)	Stuff L3301,C3306,C3305,C3330; Remove C3335,C3330,R3318,R3319
AR8152-BL1A(LDO mode)	Stuff C3329,C3330,R3319; Remove L3301,C3306,C3305,C3335;R3318
AR8151-BL1A	Stuff L3301,C3306,C3305,C3335;R3318; Remove C3330,C3329,R3319

sualaptop365.edu.vn



72 CRT_R_VGA
72 CRT_G_VGA
72 CRT_B_VGA
72 CRT_HSYNC_VGA
72 CRT_VSYNC_VGA
72 CRT_DDC_CLK_VGA
72 CRT_DDC_DATA_VGA

23 DAC_R_PCH
23 DAC_G_PCH
23 DAC_B_PCH
23 DAC_HSYNC_PCH
23 DAC_VSYNC_PCH
23 DDC2BD_PCH
23 DDC2BC_PCH




RSET Requirements: DACA_RSET= 124 Ω , 1%, stuffed by default.


Figure 71. GPU-DAC Connections

The LC filter circuit (NV DSC only)
DDC:L=27nH (09V020000004), C=12PF
HSYNC/VSNC=6.8PF


R1.0
HDMI Data and Clock Cost Reduced Level Shifter for Max
Data Rate of 1.65 Gb/s



R1.0 0106
HDMI HPD Cost Reduced Level Shifter Design Recommendation





R3926, R3925, R3923, R3928, R3924, R3922, R3927
Intel design guide : 680ohm /UMA
NV reference schematics : 499ohm /DGPU




RN3905, RN3906
Intel design guide: 2.2K ohm /UMA
NV reference schematics: 4.7K ohm /DGPU

R3903, R3904
R3903/R3904: 4.7Kohm/10Kohm -UMA
R3903/R3904: 1Kohm/100Kohm -DGPU



sualaptop365.edu.vn



<u>SP1</u>	<u>SD D7</u>	<u>XD RDY</u>
<u>SP2</u>	<u>SD D6</u>	<u>XD RE#</u>
<u>SP3</u>	<u>SD D5</u>	<u>XD CE#</u>
<u>SP4</u>	<u>SD D4</u>	<u>XD WE#</u>
<u>SP5</u>	<u>MS BS</u>	<u>XD CLE</u>
<u>SP6</u>	<u>MS D5</u>	<u>XD ALE</u>
<u>SP7</u>	<u>MS D1</u>	<u>XD WP#</u>
<u>SP8</u>	<u>MS D4</u>	<u>XD D0</u>
<u>SP9</u>	<u>MS D0</u>	<u>XD D1</u>
<u>SP10</u>	<u>MS D2</u>	<u>XD D2</u>
<u>SP11</u>	<u>MS D6</u>	<u>XD D3</u>
<u>SP12</u>	<u>MS D3</u>	<u>XD D4</u>
<u>SP13</u>	<u>MS D7</u>	<u>XD D5</u>
<u>SP14</u>	<u>MS CLK</u>	<u>XD D6</u>
<u>SP15</u>	<u>SD WP</u>	<u>XD D7</u>

Reserve for BIOS boot function

PEGATRON		Title : RTS5209	
BG1/CSCA/HW5		Engineer: Peter⁵ Huang	
Size Custom	Project Name Comal		Rev 1.0
Date: Friday, May 18, 2012		Sheet	40 of 99

PEGATRON Title : **RTS5209**

Engineer: *Peter5 Huang*

Size	Proj
------	------

Size	Project Name
------	--------------

Custom




Date: Friday, May 18, 2012

Sheet 40

Boy

1.0

99




Del Entry audio circuit



SR-8
0121-11

Del Entry audio circuit



SR-8
0121-11





Touch Pad Button/ Hall Sensor




Touch Pad




Keyboard




Thermister




Plam Rest Thermal Sensor




FAN











PEGATRON		Title : USB3.0 uPD720200	
BG1VHW1		Engineer: Wing_Cheng	
Size B	Project Name BA52HR/CR		Rev 1.0
Date: Friday, May 18, 2012		Sheet 51	of 77



+3VS:Max= 1500 mA
 +3V:Max= 400 mA
 +1.5VS:Max= 900 mA
 +3V_New-----36mil
 +1.5VS_New-----48mil
 +3VS_New-----48mil









PEGATRON		Title :PCIE NEW CARD	
BG1VHW3		Engineer: Nike_LIU	
Size B	Project Name BA50HR/CR		Rev 1.0
Date: Thursday, July 12, 2012		Sheet	52 of 77






PEGATRON		Title : <u>MINICARD (WUSB /UPCONVERT)</u>	
BU1-RD Div.1+HW RD Dept.1		Engineer: <u>Wing_Cheng</u>	
Size Custom	Project Name BA52HR/CR		Rev 1.0
Date: <u>Friday, May 18, 2012</u>		Sheet <u>54</u> of <u>77</u>	







PEGATRON		Title : <u>TP_M</u>	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <u>Wing_Cheng</u>	
Size B	Project Name BA52HR/CR	Rev 1.0	
Date: <u>Friday, May 18, 2012</u>	Sheet <u>56</u> of <u>77</u>		



HDD








HDD



ZERO POWER ODD SUPPORT

ODD






Reserve U6105 for reducing conduction loss


TouchPanel CON

Camera Module CON




FELICA MODULE


DC IN




Battery Connector





Discharge Circuit




VGA Discharge Circuit




Notes:
BRAIDWOOD right angled Connector (1.8V keyed)
Compatible BRAIDWOOD Modules
1.8V Mobile NVM 4GB 31.60mm x21.5mm
1.8V Mobile NVM 8GB 31.60mm x 21.5mm
1.8V Mobile NVM 16GB 31.60mm x 32.5mm







PEGATRON		Title : G-Sensor LIS3DHTR	
BU1-RD Div.1-HW RD Dept.1		Engineer: Nike_Liu	
Size A	Project Name BA50HR/CR		Rev 1.0
Date: Friday, May 18, 2012		Sheet	69 of 77


sualaptop365.edu.vn








09/26 Change R7305,R7306 optional from /DGPU_ONLY to /OPT (Mickey)
 09/26 Change C7301~7306,L7301~L7302,C7316,C7317 optional from /DGPU_ONLY to /DGPUO (Mickey)



10/04 Change IFPA/B_I0VDD from +1.8VS_VGA to +3VS_VGA (Follow NV FAE recommend) (Mickey)

LVDS




IFPAB

N13P-GS
02V0A0000011

/DGPU

HDMI


09/27 Change R7302 optional from /DGPU to /N13P-GS_N13P-GL (Mickey)
 09/26 Change R7303,R7304 optional from /DGPU_ONLY to /OPT (Mickey)
 09/26 Change C7307~7315,L7303,L7305 optional from /DGPU_ONLY to /DGPUO (Mickey)




IFPC

N13P-GS
02V0A0000011

/DGPU



HDMI_HIP Pull-Down 10K at connector




N13P-GS
02V0A0000011

/DGPU

IFPX channel


	N13M-GS	N13P-GS/N13P-GL	
IFPA/B	X	V	LVDS
IFPC	X	V	HDMI
IFPD	X	V	EDP
IFPE/F	X	V	




IFPD

N13P-GS
02V0A0000011


/DGPU







STRAP3/4	
N13P-GL	N13P-GS/N13M-GS
NC	STRAP3/4

N13P-GL	N13P-GS/N13M-GS
PU 10K (3V3)	NC



TERMINATION RESISTANCE	TERMINATION VOLTAGE	
	3V3 [3x]	GND [3x]
5K	1000 8	0000 0
10K	1001 9	0001 1
15K	1010 A	0010 2
20K	1011 B	0011 3
25K	1100 C	0100 4
30K	1101 D	0101 5
35K	1110 E	0110 6
45K	1111 F	0111 7



N13P-GS ES	
DEVICE ID	0xFDB
STRAP0	45K PU
STRAP1	45K PD
STRAP2	20K PU
STRAP3	5K PD
STRAP4	10K PD
ROM_SCLK	5K PU
ROM_SI	Hynix 128Mx16 35K PD
ROM_SO	Hynix 64Mx16 15K PD R7407
ROM_SO	10K PU

STRAP2--GPU TYPE		
N13M-GS	N13P-GL	N13P-GS


ROM_SI--VRAM TYPE			
HYNIX		SAMSUNG	
64Mx16	128Mx16	64Mx16	128Mx16

STRAP2	N13P-GS ES	N13P-GL QS
R7414	20K	10K


ROM_SI	Hynix 128Mx16	Hynix 64Mx16
R7407	35K	15K

N13P-GL QS	
DEVICE ID	0xDE9
STRAP0	45K PU
STRAP1	45K PD
STRAP2	10K PU
STRAP3	NC
STRAP4	NC
ROM_SCLK	15K PD
ROM_SI	Hynix 128Mx16 35K PD
ROM_SO	Hynix 64Mx16 15K PD R7407
ROM_SO	10K PD

I2CB_SCL/SDA	
N13M-GS	N13P-GS/N13P-GL
RN7415	unmount
	mount




CR R1.0 VID control change name



PCI_DEVICE [3] [2] [1] [0]
 N13P-GS --> 0xF0 ~ 0 0 0 0 --> pull down 5K
 N13P-GL --> 0xDE9 ~ 1 0 0 1 --> pull up 10K
 N12P-GS --> 0xF4 ~ 0 1 0 0 --> pull down 25K
 N12P-GE --> 0xF5 ~ 0 1 0 1 --> pull down 30K
 N12M-GE --> 0xA7A ~ 1 0 1 0 --> pull up 15K
 N12M-GS --> 0x1054 ~ 0 1 0 1 --> pull down 25K
 N12P-GV2 --> 0xD0 ~ 0 1 0 1 --> pull up 30K


Use N13X strap required check



LVDS DDC

10/03 Add R7447, R7448 (Follow NV FAE recommend) (Mickey)
 10/03 Change SL7403, SL7404 to R7445, R7446 (For reserve inductor) (Follow NV FAE recommend) (Mickey)
 10/03 Add C7401, C7402 (Follow NV FAE recommend) (Mickey)


GPIO	USAGE	IO
0	General Purpose	
1	GPU_VID2	O
2	PANEL BACKLIGHT PWM	O
3	PANEL POWER ENABLE	O
4	PANEL BACKLIGHT ENABLE	O
5	GPU_VID0	O
6	GPU_VID1	O
7	3D Vision	O
8	OVERTEMP ALERT	IO
9	THERMAL ALERT	IO
10	Memory VREF Control	O
11	Memory VDD VID	O
12	AC Power DETECT	I
13	Power Supply Control	O
14	Hot Plug Detect for IFAB	O
15	Hot Plug Detect for IFPC	I
16	Power Supply Control	O
17	Hot Plug Detect for IFPD	I
18	Hot Plug Detect for IFPE	I
19	Hot Plug Detect for IFPF	I
20	RESERVED	
21	RESERVED	
22	SLI Raster Sync	IO
23	SLI Swap Ready Signal	O
24	General Purpose	



27nH L need?


GPIO	
N13M-GS	N13P-GS/N13P-GL
GPIO20	X
GPIO21	X

GPIO 8	
N13P-GL	N13P-GS/N13M-GS
Q7403	unmount
	NV suggestion mount




VRAM CH A


TOP SIDE




BOT SIDE



TOP SIDE





BOT SIDE





M13X DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
CMD0	CS0#	
CMD1		
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE#	WE#
CMD14	A15	A15
CMD15	CAS#	CAS#
CMD16		CS0#
CMD17		
CMD18		ODT
CMD19		CKE
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS#	RAS#
CMD31		

VRAM Information				VRAM Strap	
VRAM Location : U7601,U7602,U7603,U7604,U7701,U7702,U7703,U7704				VRAM Strap Location : R7407	
Vendor	Configuration	Pegatron P/N	Manufacturer P/N		
Hynix	128Mx16	0315-00ND0PB	H5TQ2G63BFR-11C	0x6	35K
Hynix	64Mx16	0315-00NF0PB	H5TQ1G63BFR-11C	0x2	15K
Micron	128Mx16	TBD	MT41J128M16JT-107G:K	TBD	TBD
Micron	64Mx16	0315-00SG0PB	MT41J64M16JT-107G:G	TBD	TBD

VRAM CH C




M13X DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
CMD0	CS0#	
CMD1		
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE#	WE#
CMD14	A15	A15
CMD15	CAS#	CAS#
CMD16	CS0#	
CMD17		
CMD18	ODT	
CMD19	CKE	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS#	RAS#
CMD31		




VRAM Information				VRAM Strap	
VRAM Location : U7601,U7602,U7603,U7604,U7701,U7702,U7703,U7704				VRAM Strap Location : R7407	
Vendor	Configuration	Pegatron P/N	Manufacturer P/N		
Hynix	128Mx16	0315-00ND0PB	H5TQ2G63BFR-11C	0x6	35K
Hynix	64Mx16	0315-00NF0PB	H5TQ1G63DFR-11C	0x2	15K
Micron	128Mx16	TBD	MT41J128M16JT-107G:K	TBD	TBD
Micron	64Mx16	0315-00SG0PB	MT41J64M16JT-107G:G	TBD	TBD

VCORE & VGFX CORE POWER SUPPLY




sualaptop365.edu.vn



VCCP&+1.05VS POWER SUPPLY


TRIP V (mV) = TRIP R (k) * TRIP I (mA)
 TRIPI current, which is 10uA
 VOCP = TRIP V / (8 / Rdson) + (I ripple / 2)

Used for testing purpose in production line.
 Pull down to GND with a resistor of 470 kΩ or less



<Variant Name>			
PEGATRON		Title : POWER_VCCP	
Engineer:			
Size	Project Name		Rev
Custom	BA50		1.1
Date:	Friday, May 18, 2012	Sheet	82 of 94


DDR & VTT POWER SUPPLY




<Variant Name>

PEGATRON		Title : POWER_DDR & VTT
Size		Engineer: Kevin.Chang
Custom	Project Name	BA50
Date: Friday, May 18, 2012	Sheet	83 of 94


1.8VS POWER SUPPLY






+1.05VM POWER SUPPLY



IVB VCCSA POWER SUPPLY



+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V



<Variant Name>


PEGATRON Title : POWER_VCCSA

Engineer: *Kevin_Chang*

Size	Project Name	Rev
Custom	BA50	1.0

Date: Friday, May 18, 2012 Sheet 85 of 94

VGA_CORE POWER SUPPLY




<Variant Name>

PEGATRON Title : POWER_VGACORE

Engineer: <i>Kevin_Chang</i>		
Size	Project Name	Day

Size Custom	Project Name BA50	Rev 1.0
Date: <u>Friday, May 18, 2012</u>		Sheet: <u>87</u> of <u>99</u>

BATTERY CHARGER



<Variant Name>

PEGATRON Title : **POWER_CHARGER**

Size Custom	Project Name BA50	Rev 1.0
Date: Friday, May 18, 2012	Sheet 88 of 15	


BATTERY IN DETECT




<Variant Name>

PEGATRON		Title :POWER_DETECT	
		Engineer: Kevin_Chnag	
Size	Project Name		Rev
Custom	BA50		1.0
Date: Friday, May 18, 2012		Sheet	90 of 90


SUSB#_PWR POWER




SUSC#_PWR POWER




SUSB#_PWR POWER Control




SUSC#_PWR POWER Control




DSC#_PWR POWER(dGPU)



JP9100/Q9119 optional



DSC_VGA_PWR POWER Control




-Variant Name-

PEGATRON Title : POWER_LOAD SWITCH

Engineer: Kevin Chang

Size	Project Name	Rev
Custom	BA50	1.0
Date: Friday, May 18, 2012	Sheet	91 of 94


POWER GOOD DETECTOR



Pegatron		Title : POWER_PROTECT	
Size		Engineer: Kevin Chang	
Custom		BA50	
Date: Friday, May 18, 2012		Rev 1.0	
Sheet 92 of 94			


AC_BAT_SYS	AC_BAT_SYS	37,80,81,82,83,87,88
BAT_CON	BAT_CON	63,88
+5VA	+5VA	30,41,49,66,81
+3VA	+3VA	20,27,30,48,63,81,88
+5VAO	+5VAO	
+5VO	+5VO	61,81,82,83,84,85,91
+3VO	+3VO	81,85,91
+1.8VO	+1.8VO	84,91
+1.5VO	+1.5VO	83,91
+1.05VO	+1.05VO	82,91
+12VSUS	+12VSUS	22,28,33,37,41,55,60,62,81,91
+5VSUS	+5VSUS	22,27,30,60,65,66,81,91
+3VSUS	+3VSUS	4,22,24,27,28,30,33,37,41,55,62,81,92
+12V	+12V	52,91
+5V	+5V	63,91
+3V	+3V	4,24,37,51,52,62,63,65,91
+1.5V	+1.5V	5,7,16,17,18,63,83
+12VS	+12VS	28,39,91
+5VS	+5VS	27,30,38,39,41,48,49,60,63,66,80,87,91
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,51,52,55,60,62,63,65,66,69,91,92
+1.8VS	+1.8VS	7,25,26,63,84
+1.5VS	+1.5VS	26,52,55,63,91
+1.05VS	+1.05VS	26,27,63,80,82,87
+0.75VS	+0.75VS	16,17,63,83
+VCCSA	+VCCSA	7,85
+VCCIO	+VCCIO	
+VCCP	+VCCP	3,4,6,7,25,26,27,47,63,82
+12VS_VGA	+12VS_VGA	91
+3VS_VGA	+3VS_VGA	63,70,72,73,74,75,87,91
+1.5VS_VGA	+1.5VS_VGA	63,71,75,76,77,91
+1.05VS_VGA	+1.05VS_VGA	63,70,71,72,73,91
+VGA_VCORE	+VGA_VCORE	63,75,87
+VGFX_CORE	+VGFX_CORE	7,63,80
+VCC_CORE	+VCC_CORE	6,63,80


FOR POWER TEST



<Variant Name>


PEGATRON		Title : POWER_SIGNAL	
		Engineer: Kevin_Chang	
Size Custom	Project Name BA50		Rev 1.0
Date: Friday, May 18, 2012	Sheet 93 of 94		





PEGATRON			Title :	****
BG1\HW1			Engineer:	Ivan Liu
Size	Project Name			Rev
A	H36HC			1.0
Date: Friday, May 18, 2012		Sheet	96	of 99

Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)



Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)

